Power MOSFET

-12 V, -7.0 A, μCool™ Single P-Channel, 1.6x1.6x0.5 mm μCool UDFN6 Package

Features

- Ultra Low R_{DS(on)}
- UDFN Package with Exposed Drain Pads for Excellent Thermal Conduction
- Low Profile UDFN 1.6 x 1.6 x 0.5 mm for Board Space Saving
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- Optimized for Power Management Applications for Portable Products, Such as Smart Phones and Media Tablets
- Battery Switch
- High Side Load Switch

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V_{DSS}	-12	V
Gate-to-Source Vol	Gate-to-Source Voltage		V_{GS}	±8	V
Continuous Drain	Steady	T _A = 25°C	I _D	-7.0	Α
Current (Note 1)	State	T _A = 85°C		-5.1	
	t ≤ 5 s	T _A = 25°C		-10.5	
Power Dissipation (Note 1)	Steady State	T _A = 25°C	P _D	1.71	W
	t ≤ 5 s	T _A = 25°C		3.83	
Continuous Drain	Steady	T _A = 25°C	I _D	-4.4	Α
Current (Note 2)	State	T _A = 85°C		-3.1	
Power Dissipation (Note 2) $T_A = 25^{\circ}C$		P _D	0.66	W	
Pulsed Drain Current tp = 10 μs		I _{DM}	-21	Α	
Operating Junction and Storage Temperature		T _J , T _{STG}	-55 to 150	°C	
Source Current (Body Diode) (Note 2)		IS	-1.7	Α	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
- Surface-mounted on FR4 board using the minimum recommended pad size of 30 mm², 2 oz. Cu.




ON Semiconductor®

http://onsemi.com

MOSFET

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
	24 mΩ @ –4.5 V	–7.0 A
	27 mΩ @ –3.7 V	-6.6 A
–12 V	30 mΩ @ –3.3 V	-6.3 A
	36 mΩ @ –2.5 V	–5.7 A
	70 mΩ @ –1.8 V	-4.1 A



P-Channel MOSFET

MARKING DIAGRAM



UDFN6 (μCOOL™) CASE 517AU




AA = Specific Device Code

M = Date Code= Pb-Free Package

(*Note: Microdot may be in either location)

PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient – Steady State (Note 3)	$R_{\theta JA}$	72	
Junction-to-Ambient – $t \le 5$ s (Note 3)		32.6	°C/W
Junction-to-Ambient – Steady State min Pad (Note 4)		190.4	

- Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
 Surface-mounted on FR4 board using the minimum recommended pad size of 30 mm², 2 oz. Cu.


ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Units
OFF CHARACTERISTICS		•		1		1	<u>. </u>
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$		-12			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J	I _D = -250 μA	A, ref to 25°C		7.3		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 \text{ V},$ $V_{DS} = -9.6 \text{ V}$	T _J = 25°C			-1.0	μΑ
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 V$,	V _{GS} = ±8 V			±10	μΑ
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$	I _D = -250 μA	-0.4		-1.0	V
Negative Threshold Temp. Coefficient	V _{GS(TH)} /T _J				3.0		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	$V_{GS} = -4.5$	$V, I_D = -7.0 A$		20	24	mΩ
		$V_{GS} = -3.7$	$V, I_D = -6.6 A$		22	27	
		$V_{GS} = -3.3$	$V, I_D = -5.7 A$		24	30	
		$V_{GS} = -2.5$	V, I _D = −5.1 A		29	36	
		V _{GS} = −1.8 \	$V, I_D = -2.0 A$		44	70	
Forward Transconductance	9FS	$V_{DS} = -5 \text{ V}$	$I_{D} = -7.0 \text{ A}$		21.8		S
CHARGES, CAPACITANCES & GATE	RESISTANCE						
Input Capacitance	C _{ISS}	$V_{GS} = 0 \text{ V, f} = 1 \text{ MHz,} $ $V_{DS} = -6.0 \text{ V}$			1570		pF
Output Capacitance	C _{OSS}				200		
Reverse Transfer Capacitance	C _{RSS}	103			240		
Total Gate Charge	Q _{G(TOT)}				15.8		nC
Threshold Gate Charge	Q _{G(TH)}	$V_{GS} = -4.5 \text{ V}, V_{DS} = -6.0 \text{ V};$ $I_{D} = -7.0 \text{ A}$			0.7		
Gate-to-Source Charge	Q _{GS}	I _D = -	-7.0 A		1.9		
Gate-to-Drain Charge	Q_{GD}				4.6		
SWITCHING CHARACTERISTICS (No	e 6)						
Turn-On Delay Time	t _{d(ON)}				8.5		ns
Rise Time	t _r	$V_{GS} = -4.5 \text{ V}, V_{DD} = -6 \text{ V},$ $I_{D} = -7.0 \text{ A}, R_{G} = 1 \Omega$			52.5		
Turn-Off Delay Time	t _{d(OFF)}				40		
Fall Time	t _f				59		
DRAIN-SOURCE DIODE CHARACTER	RISTICS						
Forward Diode Voltage	V_{SD}	V _{GS} = 0 V,	T _J = 25°C		0.71	1.0	V
		$I_{S} = -1.7 \text{ A}$ $T_{J} = 125^{\circ}\text{C}$	T _J = 125°C		0.58		

- 5. Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
 6. Switching characteristics are independent of operating junction temperatures.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

TYPICAL CHARACTERISTICS



0.03

0.02

0.01

0

0

5

-V_{GS}, GATE VOLTAGE (V) Figure 3. On-Resistance vs. Gate-to-Source

3.0

3.5

4.0

4.5

0.04

0.03

0.02

0.01

1.5

2.0

2.5




Figure 5. On-Resistance Variation with **Temperature**

Figure 6. Drain-to-Source Leakage Current vs. Voltage

10

-ID, DRAIN CURRENT (A)

 $V_{GS} = -4.5 \text{ V}$

20

15

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation

1000

100

1

T, TIME (ns)




Figure 9. Resistive Switching Time Variation




Figure 11. Threshold Voltage

Figure 12. Maximum Rated Forward Biased Safe Operating Area

TYPICAL CHARACTERISTICS




Figure 13. Single Pulse Maximum Power Dissipation




Figure 14. FET Thermal Response


DEVICE ORDERING INFORMATION

Device	Package	Shipping [†]
NTLUS3C18PZTAG	UDFN6 (Pb-Free)	3000 / Tape & Reel
NTLUS3C18PZTBG	UDFN6 (Pb-Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

UDFN6 1.6x1.6, 0.5PCASE 517AU ISSUE O



E2

 \oplus

0.10

0.05

0.10 C A

В

CA

C NOTE 3

G


Ф

NOTES

- DIMENSIONING AND TOLERANCING PER
 ASME V14 FM 1994
- ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM TERMINAL.
 COPLANARITY APPLIES TO THE EXPOSED
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS		
DIM	MIN	MAX	
Α	0.45	0.55	
A1	0.00	0.05	
А3	0.13 REF		
b	0.20	0.30	
D	1.60 BSC		
Е	1.60 BSC		
е	0.50 BSC		
D1	0.62	0.72	
D2	0.15	0.25	
E2	0.57	0.67	
F	0.55 BSC		
G	0.25 BSC		
L	0.20	0.30	
L1	-	0.15	

SOLDERMASK DEFINED MOUNTING FOOTPRINT*



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

 μCool is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and the registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subscilaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

 \oplus

0.10 | C | A | B

D1

BOTTOM VIEW

6x L

DFTAIL A

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative